View 74HC4046_299198.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
* The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT4046A Phase-locked-loop with VCO
Product specification Supersedes data of September 1993 File under Integrated Circuits, IC06 1997 Nov 25
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
FEATURES * Low power consumption * Centre frequency of up to 17 MHz (typ.) at VCC = 4.5 V * Choice of three phase comparators: EXCLUSIVE-OR; edge-triggered JK flip-flop; edge-triggered RS flip-flop * Excellent VCO frequency linearity * VCO-inhibit control for ON/OFF keying and for low standby power consumption * Minimal frequency drift * Operating power supply voltage range: VCO section 3.0 to 6.0 V digital section 2.0 to 6.0 V * Zero voltage offset due to op-amp buffering * Output capability: standard * ICC category: MSI. GENERAL DESCRIPTION Phase comparators The 74HC/HCT4046A are high-speed Si-gate CMOS devices and are pin compatible with the "4046" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4046A are phase-locked-loop circuits that comprise a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3) with a common signal input amplifier and a common comparator input. The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the "4046A" forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques. The VCO requires one external capacitor C1 (between C1A and C1B) and one external resistor R1 (between R1 and GND) or two external resistors R1 and R2 (between R1 and GND, and R2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is 1997 Nov 25 2
74HC/HCT4046A
provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (RS) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output (VCOOUT) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a duty factor of 50% (maximum expected deviation 1%), if the VCO input is held at a constant DC level. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption. The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The sections of the comparator are identical, so that there is no difference in the SIGIN (pin 14) or COMPIN (pin 3) inputs between the HC and HCT versions.
The signal input (SIGIN) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.
Phase comparator 1 (PC1)
This is an EXCLUSIVE-OR network. The signal and comparator input frequencies (fi) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple (fr = 2fi) is V CC suppressed, is: V DEMOUT = ---------- ( SIGIN - COMPIN ) where VDEMOUT is the demodulator output at pin 10; VDEMOUT = VPC1OUT (via low-pass filter). V CC The phase comparator gain is: K p = ---------- ( V r ) . The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of signals (SIGIN) and the comparator input (COMPIN) as shown in Fig.6. The average of VDEMOUT is equal to 12VCC when there is no signal or noise at SIGIN and with this input the VCO oscillates at the centre frequency (fo). Typical waveforms for the PC1 loop locked at fo are shown in Fig.7.
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
The frequency capture range (2fc) is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range (2fL) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range. With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock even with very noisy input signals. Typical behaviour of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO centre frequency.
74HC/HCT4046A
and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCPOUT) is a HIGH level and so can be used for indicating a locked condition. Thus, for PC2, no phase difference exists between SIGIN and COMPIN over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIGIN the VCO adjusts, via PC2, to its lowest frequency.
Phase comparator 2 (PC2)
This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig.5) where SIGIN causes an up-count and COMPIN a down-count. The transfer function of PC2, assuming ripple (fr = fi) is suppressed, V CC is: V DEMOUT = ---------- ( SIGIN - COMPIN ) 4 where VDEMOUT is the demodulator output at pin 10; VDEMOUT = VPC2OUT (via low-pass filter). V CC The phase comparator gain is: K p = ---------- ( V r ) . 4 VDEMOUT is the resultant of the initial phase differences of SIGIN and COMPIN as shown in Fig.8. Typical waveforms for the PC2 loop locked at fo are shown in Fig.9. When the frequencies of SIGIN and COMPIN are equal but the phase of SIGIN leads that of COMPIN, the p-type output driver at PC2OUT is held "ON" for a time corresponding to the phase difference (DEMOUT). When the phase of SIGIN lags that of COMPIN, the n-type driver is held "ON". When the frequency of SIGIN is higher than that of COMPIN, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n and p- type drivers are "OFF" (3-state). If the SIGIN frequency is lower than the COMPIN frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2OUT varies until the signal
Phase comparator 3 (PC3)
This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. The transfer characteristic of PC3, assuming ripple (fr = fi) is suppressed, V CC is: V DEMOUT = ---------- ( SIGIN - COMPIN ) 2 where VDEMOUT is the demodulator output at pin 10; VDEMOUT = VPC3OUT (via low-pass filter). V CC The phase comparator gain is: K p = ---------- ( V r ) . 2 The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of SIGIN and COMPIN as shown in Fig.10. Typical waveforms for the PC3 loop locked at fo are shown in Fig.11. The phase-to-output response characteristic of PC3 (Fig.10) differs from that of PC2 in that the phase angle between SIGIN and COMPIN varies between 0 and 360 and is 180 at the centre frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as a consequence the ripple content of the VCO input signal is higher. The PLL lock range for this type of phase comparator and the capture range are dependent on the low-pass filter. With no signal present at SIGIN the VCO adjusts, via PC3, to its lowest frequency.
1997 Nov 25
3
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C
74HC/HCT4046A
TYPICAL SYMBOL fo CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz. fo = output frequency in MHz. CL = output load capacitance in pF. VCC = supply voltage in V. (CL x VCC2 x fo) = sum of outputs. 2. Applies to the phase comparator section only (VCO disabled). For power dissipation of the VCO and demodulator sections see Figs 22, 23 and 24. ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". APPLICATIONS * FM modulation and demodulation * Frequency synthesis and multiplication * Frequency discrimination * Tone decoding * Data synchronization and conditioning * Voltage-to-frequency conversion * Motor-speed control. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". PARAMETER VCO centre frequency input capacitance (pin 5) power dissipation capacitance per package notes 1 and 2 CONDITIONS HC C1 = 40 pF; R1 = 3 k; VCC = 5 V 19 3.5 24 HCT 19 3.5 24 MHz pF pF UNIT
1997 Nov 25
4
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
PIN DESCRIPTION PIN NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 SYMBOL PCPOUT PC1OUT COMPIN VCOOUT INH C1A C1B GND VCOIN DEMOUT R1 R2 PC2OUT SIGIN PC3OUT VCC NAME AND FUNCTION phase comparator pulse output phase comparator 1 output comparator input VCO output inhibit input capacitor C1 connection A capacitor C1 connection B ground (0 V) VCO input demodulator output resistor R1 connection resistor R2 connection phase comparator 2 output signal input phase comparator 3 output positive supply voltage
74HC/HCT4046A
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
1997 Nov 25
5
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
C1 6 C1A 7 4 3 14 SIG IN
C1B VCO OUT COMP IN
4046A
identical to 4046A 12 R2 R2 VCO 11 R1 R1 PHASE COMPARATOR PCP OUT 1 2 PC2 OUT 13 R3 PC1 OUT 2 PHASE COMPARATOR 1
7046A
PHASE COMPARATOR 2 PC2 OUT 13
R4 PC3 OUT 15 PHASE COMPARATOR 3 INH 5 DEM OUT VCO IN 10 RS 9 C C2
LOCK DETECTOR LD 1 C LD 15 CLD
MGA847
(a)
(a)
(b)
(b)
Fig.4 Functional diagram.
Fig.5 Logic diagram.
1997 Nov 25
6
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
VDEMOUT = VPC2OUT =
V CC ---------- ( SIGIN - COMPIN )
DEMOUT = (SIGIN - COMPIN).
Fig.6 Phase comparator 1: average output voltage versus input phase difference.
Fig.7 Typical waveforms for PLL using phase comparator 1, loop locked at fo.
VDEMOUT = VPC2OUT =
V CC ---------- ( SIGIN - COMPIN ) 4
DEMOUT = (SIGIN - COMPIN).
Fig.8 Phase comparator 2: average output voltage versus input phase difference.
1997 Nov 25
7
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
Fig.9 Typical waveforms for PLL using phase comparator 2, loop locked at fo.
VDEMOUT = VPC3OUT =
V CC ---------- ( SIGIN - COMPIN ) 2
DEMOUT = (SIGIN - COMPIN).
Fig.10 Phase comparator 3: average output voltage versus input phase difference:
Fig.11 Typical waveforms for PLL using phase comparator 3, loop locked at fo.
1997 Nov 25
8
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT 74HC SYMBOL VCC VCC VI VO Tamb Tamb tr, tf PARAMETER min. typ. max. min. DC supply voltage DC supply voltage if VCO section is not used DC input voltage range DC output voltage range operating ambient temperature range operating ambient temperature range input rise and fall times (pin 5) 3.0 2.0 0 0 -40 -40 6.0 6.0 6.0 5.0 5.0 6.0 6.0 VCC VCC +85 4.5 4.5 0 0 -40 typ. 5.0 5.0 max. 5.5 5.5 VCC VCC +85 V V V V 74HCT
74HC/HCT4046A
UNIT
CONDITIONS
C
see DC and AC CHARACTERISTICS
+125 -40 1000 500 400 6.0 6.0 6.0
+125 C 500 500 500 ns ns ns VCC = 2.0 V VCC = 4.5 V VCC = 6.0 V
RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V) SYMBOL VCC IIK IOK IO ICC; IGND Tstg Ptot PARAMETER DC supply voltage DC input diode current DC output diode current DC output source or sink current DC VCC or GND current storage temperature range power dissipation per package plastic DIL plastic mini-pack (SO) 750 500 mW mW -65 MIN. -0.5 MAX. +7 20 20 25 50 +150 UNIT V mA mA mA mA C for temperature range: - 40 to +125 C 74HC/HCT above + 70 C: derate linearly with 12 mW/K above + 70 C: derate linearly with 8 mW/K for VI < -0.5 V or VI > VCC + 0.5 V for VO < -0.5 V or VO > VCC + 0.5 V for -0.5 V < VO < VCC + 0.5 V CONDITIONS
1997 Nov 25
9
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
DC CHARACTERISTICS FOR 74HC Quiescent supply current Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HC SYMBOL PARAMETER +25 -40 to +85 -40 to +125 max.
160.0
74HC/HCT4046A
TEST CONDITIONS UNIT VCC (V) OTHER
min. typ. max. min. max. min. ICC quiescent supply current (VCO disabled) 8.0 80.0
A
6.0
pins 3, 5, and 14 at VCC; pin 9 at GND; II at pins 3 and 14 to be excluded
Phase comparator section Voltages are referenced to GND (ground = 0 V) Tamb (C) SYMPARAMETER BOL 74HC +25 -40 to +85 -40 to +125 min. 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.1 0.1 0.1 0.33 0.33 4.0 9.0 23.0 38.0 5.0 1.9 4.4 5.9 3.7 5.2 0.1 0.1 0.1 0.4 0.4 5.0 11.0 27.0 45.0 10.0 A A V V V 0.5 1.35 1.8 V V max. V 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 2.0 3.0 4.5 6.0 6.0 VIH or VIL VO = VCC or GND VIH or VIL VIH or VIL VIH or VIL VIH or VIL VCC or
GND
TEST CONDITIONS UNIT VCC (V) OTHER VI
min. typ. max. min. max. VIH DC coupled 1.5 HIGH level input voltage 3.15 SIGIN, COMPIN 4.2 DC coupled LOW level input voltage SIGIN, COMPIN HIGH level output voltage 1.9 PCPOUT, PCnOUT 4.4 5.9 VOH HIGH level output voltage 3.98 PCPOUT, PCnOUT 5.48 LOW level output voltage PCPOUT, PCnOUT LOW level output voltage PCPOUT, PCnOUT input leakage current SIGIN, COMPIN 1.2 2.4 3.2 0.8 2.1 2.8 2.0 4.5 6.0 4.32 5.81 0 0 0 VOL 0.5 1.35 1.8 1.5 3.15 4.2
VIL
VOH
-IO = 20 A -IO = 20 A -IO = 20 A -IO = 4.0 mA -IO = 5.2 mA IO = 20 A IO = 20 A IO = 20 A IO = 4.0 mA IO = 5.2 mA
VOL
0.15 0.26 0.16 0.26 3.0 7.0 18.0 30.0
II
IOZ
3-state OFF-state current PC2OUT
0.5
1997 Nov 25
10
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
Tamb (C) SYMPARAMETER BOL 74HC +25 -40 to +85 -40 to +125 min. max. k k k UNIT
TEST CONDITIONS VCC (V) OTHER VI
min. typ. max. min. max. RI input resistance SIGIN, COMPIN 800 250 150
3.0 4.5 6.0
VI at self-bias operating point; VI = 0.5 V; see Figs 12, 13 and 14
VCO section Voltages are referenced to GND (ground = 0 V) Tamb (C) SYMBOL 74HC PARAMETER +25 min. VIH HIGH level input voltage INH LOW level input voltage INH HIGH level output voltage VCOOUT HIGH level output voltage VCOOUT LOW level output voltage VCOOUT LOW level output voltage VCOOUT LOW level output voltage C1A, C1B input leakage current INH, VCOIN resistor range 3.0 3.0 3.0 1997 Nov 25 2.9 4.4 5.9 2.1 4.2 typ. 1.7 3.2 1.3 2.1 2.8 3.0 4.5 6.0 0.9 1.35 1.8 2.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.26 0.26 0.40 0.40 0.1 0.1 0.1 0.1 0.33 0.33 0.47 0.47 1.0 -40 to +85 -40 to +125 max. V 3.0 4.5 6.0 0.9 1.35 1.8 2.9 4.4 5.9 3.7 5.2 0.1 0.1 0.1 0.4 0.4 0.54 0.54 1.0 A V V V V V V 3.0 4.5 6.0 3.0 4.5 6.0 4.5 6.0 3.0 4.5 6.0 4.5 6.0 4.5 6.0 6.0 VIH or VIL VIH or VIL VIH or VIL VIH or VIL VIH or VIL VCC or GND note 1 -IO = 20 A -IO = 20 A -IO = 20 A -IO = 4.0 mA -IO = 5.2 mA IO = 20 A IO = 20 A IO = 20 A IO = 4.0 mA IO = 5.2 mA IO = 4.0 mA IO = 5.2 mA UNIT VCC (V) TEST CONDITIONS OTHER VI
max. min. max. min. 2.1 3.15 4.2 0.9 1.35 1.8 2.1 3.15 4.2
3.15 2.4
VIL
VOH
VOH
3.98 4.32 5.48 5.81 0 0 0 0.15 0.16
VOL
VOL
VOL
II
R1
300 300 300 11
k
3.0 4.5 6.0
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
Tamb (C) SYMBOL 74HC PARAMETER +25 min. R2 resistor range 3.0 3.0 3.0 C1 capacitor range 40 40 40 VVCOIN operating voltage range at VCOIN 1.1 1.1 1.1 1.9 3.4 4.9 V typ. -40 to +85 -40 to +125 max. k 3.0 4.5 6.0 pF 3.0 4.5 6.0 3.0 4.5 6.0 UNIT VCC (V)
TEST CONDITIONS OTHER VI
max. min. max. min. 300 300 300 no limit
note 1
over the range specified for R1; for linearity see Figs 20 and 21
Note 1. The parallel value of R1 and R2 should be more than 2.7 k. Optimum performance is achieved when R1 and/ or R2 are/is > 10 k. Demodulator section Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HC
SYMBOL PARAMETER
TEST CONDITIONS
UNIT VCC OTHER V
+25
-40 to+85 -40 to +125
min. max.
min. typ. max. min. max. RS resistor range 50 50 50 VOFF offset voltage VCOIN to VDEMOUT dynamic output resistance at DEMOUT 30 20 10 RD 25 25 25 300 300 300
k
3.0 4.5 6.0
at RS > 300 k the leakage current can influence VDEMOUT VI = VVCOIN = 1/2 VCC; values taken over RS range; see Fig.15 VDEMOUT = 1/2 VCC
mV
3.0 4.5 6.0
3.0 4.5 6.0
1997 Nov 25
12
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
AC CHARACTERISTICS FOR 74HC Phase comparator section GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) SYMBOL PARAMETER +25 min. typ. tPHL/ tPLH tPHL/ tPLH tPHL/ tPLH tPZH/ tPZL tPHZ/ tPLZ tTHL/ tTLH VI(p-p) propagation delay SIGIN, COMPIN to PC1OUT propagation delay SIGIN, COMPIN to PCPOUT propagation delay SIGIN, COMPIN to PC3OUT 3-state output enable time SIGIN, COMPIN to PC2OUT 3-state output disable time SIGIN, COMPIN to PC2OUT output transition time 63 23 18 96 35 28 77 28 22 83 30 24 99 36 29 19 7 6 AC coupled input sensitivity (peak-to-peak value) at SIGIN or COMPIN 9 11 15 33 max. 200 40 34 340 68 58 270 54 46 280 56 48 325 65 55 75 15 13 74HC -40 to +85
74HC/HCT4046A
TEST CONDITIONS UNIT -40 to +125 max. 300 60 51 510 102 87 405 81 69 420 84 71 490 98 83 110 22 19 mV ns ns ns ns ns ns 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 3.0 4.5 6.0 fi = 1 MHz Fig.16 Fig.17 Fig.17 Fig.16 Fig.16 Fig.16 VCC (V) OTHER
min. max. min. 250 50 43 425 85 72 340 68 58 350 70 60 405 81 69 95 19 16
1997 Nov 25
13
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
VCO section GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER +25 f/T -40 to +85 -40 to +125 min. max. %/K
74HC/HCT4046A
TEST CONDITIONS UNIT V OTHER CC (V) 3.0 4.5 6.0 MHz 3.0 4.5 6.0 % 3.0 4.5 6.0 % 3.0 4.5 6.0
VI = VVCOIN = 1/2 VCC; R1 = 100 k; R2 = ; C1 = 100 pF; see Fig.18 VVCOIN = 1/2 VCC; R1 = 3 k; R2 = ; C1 = 40 pF; see Fig.19 R1 = 100 k; R2 = ; C1 = 100 pF; see Figs 20 and 21
min. typ. max. typ. max. frequency stability with temperature change VCO centre frequency (duty factor = 50%) VCO frequency linearity 7.0 11.0 13.0 10.0 17.0 21.0 1.0 0.4 0.3 VCO duty factor at VCOOUT 50 50 50 DC CHARACTERISTICS FOR 74HCT Quiescent supply current Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HCT SYMBOL PARAMETER +25 0.20 0.15 0.14
fo
fVCO
TEST CONDITIONS
UNIT
-40 to +85
-40 to +125 max. 160.0
VCC (V) 6.0
OTHER
min. typ. max. min. max. min. ICC quiescent supply current (VCO disabled) 8.0 80.0
A
pins 3, 5 and 14 at VCC; pin 9 at GND; II at pins 3 and 14 to be excluded pins 3 and 14 at VCC; pin 9 at GND; II at pins 3 and 14 to be excluded
ICC
additional quiescent supply current per input pin for unit load coefficient is 1 (note 1) VI = VCC - 2.1 V
100
360
450
490
A
4.5 to 5.5
Note 1. The value of additional quiescent supply current (ICC) for a unit load of 1 is given above. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT INH 1997 Nov 25 UNIT LOAD COEFFICIENT 1.00 14
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
DC CHARACTERISTICS FOR 74HCT Phase comparator section Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HCT SYMBOL PARAMETER +25 -40 to +85 -40 to +125 min. max. V
74HC/HCT4046A
TEST CONDITIONS UNIT VCC VI (V) 4.5 OTHER
min typ. max min max VIH DC coupled HIGH level input voltage SIGIN, COMPIN DC coupled LOW level input voltage SIGIN, COMPIN HIGH level output voltage PCPOUT, PCnOUT HIGH level output voltage PCPOUT, PCnOUT LOW level output voltage PCPOUT, PCnOUT LOW level output voltage PCPOUT, PCnOUT input leakage current SIGIN, COMPIN 4.4
3.15 2.4
VIL
2.1
1.35
V
4.5
VOH
4.5
4.4
4.4
V
4.5
VIH or VIL VIH or VIL VIH or VIL VIH or VIL VCC or GN D VIH or VIL
-IO = 20 A
VOH
3.98 4.32
3.84
3.7
V
4.5
-IO = 4.0 mA
VOL
0
0.1
0.1
0.1
V
4.5
IO = 20 A
VOL
0.15 0.26
0.33
0.4
V
4.5
IO = 4.0 mA
II
30
38
45
A
5.5
IOZ
3-state OFF-state current PC2OUT input resistance SIGIN, COMPin 250
0.5
5.0
10.0
A
5.5
VO = VCC or GND
RI
k
4.5
VI at self-bias operating point; VI = 0.5 V; see Figs 12, 13 and 14
1997 Nov 25
15
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
DC CHARACTERISTICS FOR 74HCT VCO section Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HCT SYMBOL PARAMETER +25 min VIH HIGH level input voltage INH LOW level input voltage INH HIGH level output voltage VCOOUT HIGH level output voltage VCOOUT LOW level output voltage VCOOUT LOW level output voltage VCOOUT LOW level output voltage C1A, C1B (test purposes only) input leakage current INH, VCOIN resistor range resistor range capacitor range operating voltage range at VCOIN 3.0 3.0 40 1.1 4.4 2.0 typ. 1.6 max -40 to +85 min 2.0 -40 to +125 max. V
74HC/HCT4046A
TEST CONDITIONS UNIT VCC VI (V) 4.5 to 5.5 4.5 to 5.5 4.5 VIH or VIL VIH or VIL VIH or VIL VIH or VIL VIH or VIL VCC or
GND
OTHER
max min. 2.0
VIL
1.2
0.8
0.8
0.8
V
VOH
4.5
4.4
4.4
V
-IO = 20 A
VOH
3.98
4.32
3.84
3.7
V
4.5
-IO = 4.0 mA
VOL
0
0.1
0.1
0.1
V
4.5
IO = 20 A
VOL
0.15 0.26
0.33
0.4
V
4.5
IO = 4.0 mA
VOL
0.40
0.47
0.54
V
4.5
IO = 4.0 mA
II
0.1
1.0
1.0
A
5.5
R1 R2 C1 VVCOIN
300 300 no limit 3.4
k k pF V
4.5 4.5 4.5 4.5
note 1 note 1
over the range specified for R1; for linearity see Figs 20 and 21
Note 1. The parallel value of R1 and R2 should be more than 2.7 k. Optimum performance is achieved when R1 and/or R2 are/is > 10 k.
1997 Nov 25
16
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
DC CHARACTERISTICS FOR 74HCT Demodulator section Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HCT SYMBOL PARAMETER +25 -40 to +85 -40 to +125 max. k UNIT
74HC/HCT4046A
TEST CONDITIONS VCC OTHER (V) 4.5
at RS > 300 k the leakage current can influence VDEMOUT VI = VVCOIN = 1/2 VCC; values taken over RS range; see Fig.15 VDEMOUT = 1/2 VCC
min. typ. max. min. max. min. RS resistor range 50 300
VOFF
offset voltage VCOIN to VDEMOUT dynamic output resistance at DEMOUT
20
mV
4.5
RD
25
4.5
AC CHARACTERISTICS FOR 74HCT Phase comparator section GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 min. tPHL/ tPLH tPHL/ tPLH tPHL/ tPLH tPZH/ tPZL propagation delay SIGIN, COMPIN to PC1OUT propagation delay SIGIN, COMPIN to PCPOUT propagation delay SIGIN, COMPIN to PC3OUT 3-state output enable time SIGIN, COMPIN to PC2OUT typ. 23 -40 to +85 -40 to +125 UNIT VCC (V) 4.5 OTHER TEST CONDITIONS
max. min. max. min. max. 40 50 60 ns Fig.16
35
68
85
102
ns
4.5
Fig.16
28
54
68
81
ns
4.5
Fig.16
30
56
70
84
ns
4.5
Fig.17
1997 Nov 25
17
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
Tamb (C) 74HCT SYMBOL PARAMETER +25 min. tPHZ/ tPLZ tTHL/ tTLH VI (p-p) 3-state output disable time SIGIN, COMPIN to PC2OUT output transition time AC coupled input sensitivity (peak-to-peak value) at SIGIN or COMPIN typ. 36 -40 to +85 -40 to +125 UNIT
TEST CONDITIONS VCC (V) 4.5 OTHER
max. min. max. min. max. 65 81 98 ns Fig.17
7 15
15
19
22
ns mV
4.5 4.5
Fig.16 fi = 1 MHz
VCO section GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 min. f/T frequency stability with temperature change typ. max -40 to +85 min. 0.15 max -40 to +125 min. max. %/K 4.5
VI = VVCOIN withi n recommended range; R1 = 100 k; R2 = ; C1 = 100 pF; see Fig.18b VVCOIN = 1/2 VCC ; R1 = 3 k; R2 = ; C1 = 40 pF; see Fig.19 R1 = 100 k; R2 = ; C1 = 100 pF; see Figs 20 and 21
TEST CONDITIONS UNIT VCC (V) OTHER
fo
VCO centre frequency (duty factor = 50%)
11.0
17.0
MHz
4.5
fVCO
VCO frequency linearity
0.4
%
4.5
VCO
duty factor at VCOOUT
50
%
4.5
1997 Nov 25
18
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
FIGURE REFERENCES FOR DC CHARACTERISTICS
74HC/HCT4046A
Fig.12 Typical input resistance curve at SIGIN, COMPIN.
Fig.13 Input resistance at SIGIN, COMPIN with VI = 0.5 V at self-bias point.
RS = 50 k - - - - RS = 300 k
Fig.14 Input current at SIGIN, COMPIN with VI = 0.5 V at self-bias point.
Fig.15 Offset voltage at demodulator output as a function of VCOIN and RS.
1997 Nov 25
19
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
AC WAVEFORMS
74HC/HCT4046A
(1) HC : VM = 50%; VI = GND to VCC
Fig.16 Waveforms showing input (SIGIN, COMPIN) to output (PCPOUT, PC1OUT, PC3OUT) propagation delays and the output transition times.
(1) HC : VM = 50%; VI = GND to VCC
Fig.17 Waveforms showing the 3-state enable and disable times for PC2OUT.
1997 Nov 25
20
1997 Nov 25 21
Philips Semiconductors
Phase-locked-loop with VCO
book, halfpage
f (%)
25
MSB710
MSB711
MSB712
handbook, halfpage
25
f (%)
handbook, halfpage
25
f (%)
VCC = 3V 3V 5V 6V
20
20
20
5V 6V
15
VCC =
6V 5V
15 3V 5V 10 3V 6V
VCC = 3V A 5V 6V
15
10
10
5
3V 4.5 V 5V 6V
5
5
0
0
0
-5
5
5
-10
10
10
-15
15
15
-20
20
20
-25 -50
0
50
100 150 Tamb (oC)
25
50
0
50
100 150 Tamb ( o C)
25
50
0
50
100 150 Tamb ( o C)
(a)
(b)
(c)
74HC/HCT4046A
To obtain optimum temperature stability, C1 must be as small as possible but larger than 100 pF.
Product specification
Fig.18 Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter. without offset (R2 = ): (a) R1 = 3 k; (b) R1 = 10 k; (c) R1 = 300 k. - - - with offset (R1 = ): (a) R2 = 3 k; (b) R2 = 10 k; (c) R2 = 300 k. In (b), the frequency stability for R1 = R2 = 10 k at 5 V is also given (curve A). This curve is set by the total VCO bias current, and is not simply the addition of the two 10 k stability curves. C1 = 100 pF; VVCO IN = 0.5 VCC.
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
(d) R2 = 3 k R1 =
(e) R2 = 10 k R1 =
(f) R2 = 300 k R1 =
To obtain optimum temperature stability, C1 must be as small as possible but larger than 100 pF.
Fig.18 Continued.
1997 Nov 25
22
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
(a) R1 = 3 k; C1 = 40 pF
(b) R1 = 3 k; C1 = 100 nF
(c) R1 = 300 k; C1 = 40 pF
(d) R1 = 300 k; C1 = 100 nF
To obtain optimum temperature stability, C1 must be as small as possible but larger than 100 pF.
Fig.19 Graphs showing VCO frequency (fVCO) as a function of the VCO input voltage (VVCOIN).
1997 Nov 25
23
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
Fig.20 Definition of VCO frequency linearity: V = 0.5 V over the VCC range: for VCO linearity f1 + f2 f` 0 = -------------2 f` 0 - f 0 linearity = --------------- x 100% f` 0
Fig.21 Frequency linearity as a function of R1, C1 and VCC: R2 = and V = 0.5 V.
C1 = 40 pF - - - -C1 = 1 F
C1 = 40 pF - - - - C1 = 1 F
Fig.22 Power dissipation versus the value of R1: CL = 50 pF; R2 = ; VVCOIN = 1/2 VCC; Tamb = 25 C. 1997 Nov 25
Fig.23 Power dissipation versus the value of R2: CL = 50 pF; R1 = ; VVCOIN = GND = 0 V; Tamb = 25 C. 24
Fig.24 Typical dc power dissipation of demodulator sections as a function of RS: R1 = R2 = ; Tamb = 25 C; VVCOIN = 1/2 VCC.
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
APPLICATION INFORMATION
74HC/HCT4046A
This information is a guide for the approximation of values of external components to be used with the 74HC/HCT4046A in a phase-lock-loop system. References should be made to Figs 29, 30 and 31 as indicated in the table. Values of the selected components should be within the following ranges: R1 R2 R1 + R2 C1 between 3 k and 300 k; between 3 k and 300 k; parallel value > 2.7 k; greater than 40 pF.
SUBJECT
PHASE COMPARATOR
DESIGN CONSIDERATIONS VCO frequency characteristic
VCO frequency without extra offset
PC1, PC2 or PC3
With R2 = and R1 within the range 3 k < R1 < 300 k, the characteristics of the VCO operation will be as shown in Fig.25. (Due to R1, C1 time constant a small offset remains when R2 = .).
Fig.25 Frequency characteristic of VCO operating without offset: f0 = centre frequency; 2fL = frequency lock range. Selection of R1 and C1 PC1 PC2 or PC3 Given fo, determine the values of R1 and C1 using Fig.29. Given fmax and fo, determine the values of R1 and C1 using Fig.29, use Fig.31 to obtain 2fL and then use this to calculate fmin.
1997 Nov 25
25
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
SUBJECT
PHASE COMPARATOR
DESIGN CONSIDERATIONS VCO frequency characteristic
VCO frequency with extra offset
PC1, PC2 or PC3
With R1 and R2 within the ranges 3 k < R1 < 300 k, 3 k < R2 < 300 k, the characteristics of the VCO operation will be as shown in Fig.26.
Fig.26 Frequency characteristic of VCO operating with offset: fo = centre frequency; 2fL = frequency lock range. Selection of R1, R2 and C1 PC1, PC2 or PC3 Given fo and fL, determine the value of product R1C1 by using Fig.31. Calculate foff from the equation foff = fo 1.6fL. Obtain the values of C1 and R2 by using Fig.30. Calculate the value of R1 from the value of C1 and the product R1C1. VCO adjusts to fo with DEMOUT = 90 and VVCOIN = 1/2 VCC (see Fig.6). VCO adjusts to fo with DEMOUT = -360 and VVCOIN = min. (see Fig.8). VCO adjusts to fo with DEMOUT = -360 and VVCOIN = min. (see Fig.10).
PLL conditions with no signal at the SIGIN input
PC1 PC2 PC3
1997 Nov 25
26
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
SUBJECT PLL frequency capture range
PHASE COMPARATOR PC1, PC2 or PC3
DESIGN CONSIDERATIONS Loop filter component selection
(a) = R3 x C2 (b) amplitude characteristic (c) pole-zero diagram 1 A small capture range (2fc) is obtained if 2f c -- 2f L Fig. 27 Simple loop filter for PLL without offset; R3 500 .
(a) 1 = R3 x C2; (b) amplitude characteristic (c) pole-zero diagram 2 = R4 x C2; 3 = (R3 + R4) x C2 Fig.28 Simple loop filter for PLL with offset; R3 + R4 500 . PLL locks on harmonics at centre frequency noise rejection at signal input AC ripple content when PLL is locked PC1 or PC3 PC2 PC1 PC2 or PC3 PC1 PC2 PC3 yes no high low fr = 2fi, large ripple content at DEMOUT = 90 fr = fi, small ripple content at DEMOUT = 0 fr = fi, large ripple content at DEMOUT = 180
1997 Nov 25
27
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF. Interpolation for various values of R1 can be easily calculated because a constant R1C1 product will produce almost the same VCO output frequency.
Fig.29 Typical value of VCO centre frequency (fo) as a function of C1: R2 = ; VVCOIN = 1/2 VCC; INH = GND; Tamb = 25 C. 1997 Nov 25 28
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF. Interpolation for various values of R2 can be easily calculated because a constant R2C1 product will produce almost the same VCO output frequency.
Fig.30 Typical value of frequency offset as a function of C1: R1 = ; VVCOIN = 1/2 VCC; INH = GND; Tamb = 25 C.
1997 Nov 25
29
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
Fig.31 Typical frequency lock range (2fL) versus the product R1C1: VVCOIN range = 0.9 to (VCC - 0.9) V; R2 = ; VCO gain: 2f L K V = ------------------------------------ 2 ( r s V ) . V VCOIN range 1997 Nov 25 30
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
PLL design example The frequency synthesizer, used in the design example shown in Fig.32, has the following parameters: Output frequency: 2 MHz to 3 MHz frequency steps : 100 kHz settling time : 1 ms overshoot : < 20% The open-loop gain is H (s) x G (s) = Kp x Kf x Ko x Kn. Where: Kp = phase comparator gain Kf = low-pass filter transfer gain Ko = Kv/s VCO gain Kn = 1/n divider ratio The programmable counter ratio Kn can be found as follows: f out 2 MHz N min. = ---------- = --------------------- = 20 f step 100 kHz f out 3 MHz N max. = ---------- = --------------------- = 30 f step 100 kHz The VCO is set by the values of R1, R2 and C1, R2 = 10 k (adjustable). The values can be determined using the information in the section "DESIGN CONSIDERATIONS". With fo = 2.5 MHz and fL = 500 kHz this gives the following values (VCC = 5.0 V): R1 = 10 k R2 = 10 k C1 = 500 pF The transfer gain of the filter is given by: 1 + 2 s K f = ------------------------------------ . 1 + ( 1 + 2) s Where: 1 = R3C2 and 2 = R4C2. The characteristics equation is: 1 + H (s) x G (s) = 0. This results in: 2 1 + Kp x Kv x Kn x 2 s + ----------------------------------------------------- s+ ( 1 + 2) Kp x Kv x Kn ------------------------------- = 0. ( 1 + 2) The natural frequency n is defined as follows: n = Kp x Kv x Kn ------------------------------- . ( 1 + 2) The VCO gain is: 2f L x2 x K v = ---------------------------------------------- = 0.9 - ( V CC - 0.9 ) 1 MHz = ----------------- x 2 2 x 10 6 r/s/V 3.2 The gain of the phase comparator is: V CC K p = ------------ = 0.4 V/r. 4x
74HC/HCT4046A
and the damping value is defined as follows: 1 + Kp x Kv x Kn x 2 1 = --------- x ----------------------------------------------------( 1 + 2) 2 n In Fig.33 the output frequency response to a step of input frequency is shown. The overshoot and settling time percentages are now used to determine n. From Fig.33 it can be seen that the damping ratio = 0.45 will produce an overshoot of less than 20% and settle to within 5% at nt = 5. The required settling time is 1 ms. This results in: 3 5 5 n = -- = -------------- = 5 x 10 r/s. t 0.001 Rewriting the equation for natural frequency results in: Kp x Kv x Kn ( 1 + 2 ) = ------------------------------- . 2 n The maximum overshoot occurs at Nmax.: 0.4 x 2 x 10 ( 1 + 2 ) = -------------------------------- = 0.0011 s. 2 5000 x 30 When C2 = 470 nF, then ( 1 + 2) x 2 x n x - 1 R4 = ---------------------------------------------------------------- = 315 K p x K v x K n x C2 now R3 can be calculated: 1 R3 = ------- - R4 = 2 k. C2
6
1997 Nov 25
31
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
74HC/HCT4046A
Fig.32 Frequency synthesizer.
note For an extensive description and application example please refer to application note ordering number 9398 649 90011. Also available a computer design program for PLL's ordering number 9398 961 10061.
full pagewidth
1.6
MSB740
0.6
e (t) e/n
1.4
= 0.3
0.5 0.707 1.0
0.4
1.2
0.2
e (t) e/n
= 5.0
1.0
= 2.0
0
0.8
0.2
0.6 0.4
0.4 0.6
0.2
0.8
0
0
1
2
3
4
5
6
7
nt
8
1.0
Fig.33 Type 2, second order frequency step response.
Since the output frequency is proportional to the VCO control voltage, the PLL frequency response can be observed with an oscilloscope by monitoring pin 9 of the VCO. The average frequency response, as calculated by the Laplace method, is found experimentally by smoothing this voltage at pin 9 with a simple RC filter, whose time constant is long compared to the phase detector sampling rate but short compared to the PLL response time.
Fig.34 Frequency compared to the time response.
1997 Nov 25
32
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). DIP SOLDERING BY DIPPING OR BY WAVE The maximum permissible temperature of the solder is 260 C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. REPAIRING SOLDERED JOINTS Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 C, contact may be up to 5 seconds. SO, SSOP and TSSOP REFLOW SOLDERING Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages. Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. 1997 Nov 25 33
74HC/HCT4046A
Typical reflow temperatures range from 215 to 250 C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 C. WAVE SOLDERING Wave soldering can be used for all SO packages. Wave soldering is not recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering is used - and cannot be avoided for SSOP and TSSOP packages - the following conditions must be observed: * A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. * The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end. Even with these conditions: * Only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1). * Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1). During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260 C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 C within 6 seconds. Typical dwell time is 4 seconds at 250 C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. REPAIRING SOLDERED JOINTS Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C.
Philips Semiconductors
Product specification
Phase-locked-loop with VCO
DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
74HC/HCT4046A
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.
1997 Nov 25
34

▲Up To Search▲

Price & Availability of 74HC4046

	To Download 74HC4046 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .